Abstract: A reconfigurable U-shaped tunnel field-effect transistor (RUTFET) is proposed as a low-power dynamically programmable logic device. It has several advantages over conventional reconfigurable TFETs: 1) Excellent scalability without any degradation of subthreshold swing (SS) and drain-induced barrier thinning (DIBT) with recessed channel structure. 2) High current drivability with increased band-to-band tunneling junction 3) Scaling of SS with tunneling barrier width defined by geometrical parameters. In this manuscript, its electrical characteristics are examined by technology computer-aided design (TCAD) simulation. It shows ~30× higher ON-state current than control devices and 41.8 mV/dec-SS during drain current increase by five orders magnitude. The reconfigurable operations for n-and p-type FETs are also discussed.
Introduction
During the last few decades, scaling down of field-effect transistors (FETs) has been the main stream in microelectronics for increasing the functionality of logic devices with better performance. However, the industry as well as academia have agreed to the expectation that Moore's Law will be end-up in the near future after sub-10 nm node due to its fundamental scaling limit, increasing chip costs and power consumption . Among them, tunnel FETs (TFETs) have attracted a large amount of attention and been regarded as one of the most promising candidates for next-generation low-power device due to it CMOS compatibility and high scalability [9] - [21] . Recently, RFETs based on TFETs (RTFET) have been studied [22] . However, disappointing ION and random variation issues still remain as a bottleneck for the practical application of TFETs [9] - [22] . In order to address these technical issues, herein, a novel reconfigurable U-shaped TFET (RUTFET) is proposed for the first time and its electrical characteristics are examined by technology computer-aided design (TCAD) simulation, Silvaco Atlas TM [23] . buried control gate (CG) inside the U-shape recessed channel and two polarity gates (PGs) located at the outside of channel nearby source (PG1) and drain (PG2) overlapping with CG, respectively. The PGs dynamically control n-or p-type TFET operation with appropriate bias scheme. In detail, an intrinsic silicon-on-insulator (SOI) substrate is used for suppressing random dopant fluctuation (RDF) and for symmetric switching characteristics for both n-and p-type TFET operation. Considering CMOS-process compatibility titanium nitride (TiN) with 4.6 eV work function (WFN) and nickel silicide (NiSi) with 4.5 eV-WFN are used for gates (i.e., CG and PGs) and source/drain metals, respectively [24] , [25] . In order to examine RUTFET operation, nonlocal band-to-band tunneling (BTBT), field-dependent mobility, drift-diffusion, Fermi-Dirac statistics, Schottky barrier tunneling (SBT) and lowering models are considered in TCAD simulation [23] . Detail device parameters used for simulation are listed on the Table I , unless there is any other indication.
Reconfigurable U-Shaped Tunnel Field-Effect Transistor

Operation mechanism
The total current of RUTFET consists of four mechanisms. Figs. 2 (b), (c) and (d) show energy band diagrams for region ①, ④ and ②, respectively during n-type TFET operation. In region ①, a sufficient negative PG1 voltage (VPG1) allows electrons to be injected into valence band (EV) of channel from the source (Fig. 2  (b) ). If the potential difference between VPG1 and CG voltage (VCG) is large enough, EV at PG1 interface and conduction band (EC) edge at CG interface are aligned to each other and BTBT is occurred perpendicular to the channel direction ( Fig. 2 (a) , region ② and 2 (d)). These electrons are move toward drain side based on drift/diffusion mechanism as depicted in Fig. 2 (a) , region ③. Finally, a sufficient positive PG2 voltage (VPG2) pulls down the EC and makes Schottky barrier (SB) width thin enough for intra-band tunneling (i.e., SBT) at region ④ (Fig. 2 (c) ). Fig. 3 confirms that BTBT in RUTFET is mainly occurred at CG-to-PG1 overlap region (i.e., Fig. 2 (a), region ②) . Thus, an investigation on the effects of several device parameters related to the region ②, such as HOV, LSD and HUN, are required for understanding of operation mechanism in depth and for further optimization/improvement of performance. In this simulation work, only x-direction of tunneling was calculated from hand-defined mesh. More details on this matter will be discussed in Chapter 3. (Fig.2 (b) ). SBT through EV, ② (Fig.2 (d) ). BTBT, ③ drift/diffusion and ④ (Fig.2 (c) ). SBT via EC. Band diagrams depict current flow in each region when RUTFET is turned-on (i.e., -1.2 V-VPG1, 1.2 V-VPG2, 2.1 V-VCG and 0.7 V-drain voltage (VD)). Table 1 where VPGS1, VPGS2 and drain voltage (VDS) are applied for -1.2 V, 1.2 V and 0.7 V, respectively. With a large HOV, a greater ION is obtained. Thus, RUTFET can improve current drivability without any integration density penalty by adjusting HOV [26] . It is attributed to the increase of BTBT junction cross-sectional area (ATUN) which is determined by HOV not by shallow inversion layer thickness in conventional RTFET [10] -[12], [19] . But, it is not exactly proportional to HOV because as HOV increases, the overall channel resistance also increases. Fig. 5 shows the effect of LSD (i.e., length of intrinsic source/drain between PGs and CG) on transfer characteristics. In case of RUTFET, LSD is corresponded to the tunneling barrier width (WTUN) which is a dominant factor for SS as well as drain current (ID) [33] . If LSD decrease, the BTBT rate is exponentially increased which [26] , [27] . On the other hand, a coupling between VCG and channel surface potential (ψS) becomes lessen due to the increase of depletion capacitance (CD) [26] . As a result, there is a significant increase of turn-on voltage (VON) which is defined as VCG when ID starts to increase from 10 -12 A/μm. Considering trade-off correlation between SS, ION and VON, the optimum LSD is determined by 6 nm.
Effect of source/drain length (LSD)
3.3 Effect of gate underlap height (HUN) Fig. 6 shows transfer characteristics with a variable HUN (i.e., height of underlap between PGs and CG). If the HUN goes less than 20 nm, both OFF-state current (IOFF) and SS are increased with a large amount. Although there is ION improvement, these drawbacks are problematic for RUTFET's practical low-power applications and needed to be analysed, in depth. There are two carrier injection mechanism in SB at source-channel junction: 1) SBT and 2) thermionic emission over SB [28] . The IOFF and SS degradations are in ) show SBT rates under the subthreshold condition (i.e., VCG = 0.5 V) with different HUNs (i.e., 20 nm and 0 nm). In both cases, there are electron injections from source into channel under the PG1. Since it occurs through EV, these electrons cannot contribute to ID unless there is BTBT occurrence at CG-to-PG1 overlap region. On the other hand, there is another SBT at channel under CG for 0 nm-HUN as shown black circled region in Fig. 6 . It comes from EV thinning with the help of positively biased CG (Fig. 8 (a) ). In other word, RUTFET operates like as Schottky FET which result in higher ION but poor SS and IOFF.
3.4 Scalability of RUTFET Last of all, the scalability of RUTFET is examined by changing LCG. Fig. 9 shows that RUTFET has excellent scalability without any degradation of SS and drain-induced barrier thinning (DIBT) [29 -33] since its main channel length is defined along with vertical direction. Moreover, the IOFF slightly decrease due to the decrease of SRH (Shockley-Read-Hall) current while ION increases with the help of reduced channel resistance (RCH). As a result, the scaling down of RUTFET guarantees better performance perfectly coincides with current device technology trends. Fig. 10 RUTFET shows much better performance than the control devices in terms of both SSAVG as well as ION/IOFF with the help of its novel device structure which can efficiently increase ATUN, decrease WTUN and exclude underlaps between PGs and CG. As discussed before, it is attributed in part to the small WTUN and in part to the large ATUN with the help of its novel device structure. In fact, in this simulation work, only x-direction tunneling component was considered since nonlocal BTBT was calculated along with hand-defined x-directional mesh. Consequently, the SS value obtained through simulation may be overestimated. However, it can be confirmed that the proposed device has relatively superior characteristics compared to conventional devices. In addition, the simulation results are not so much overestimated because y-direction tunneling component is relatively small compared to the x-direction.
Comparison with Control Devices
Reconfigurable operation
Conventional CMOS technology determines n-type or p-type FETs at the manufacturing stage. Instead of the conventional selective doping process, reconfigurable FET technologies can change polarity (n-or p-type) during operation by setting a polarity gate electrode (PG) bias [3] - [6] . The type of charge carrier for the conduction is determined by the appropriate gate voltage tuning at the Schottky junction of the source region. Reconfigurable FETs offer several advantages over conventional MOSFETs, such as dopant free channel which leads to less mobility degradation due to impurity scattering and immunity against RDF. They have also shown promising circuit performance by providing a fine grain Reconfigurable operation means one device can operate as two different types, PMOS and NMOS by biasing opposite VPG. As expected, RUTFET can be dynamically programmable by changing the polarities of source/drain each other. The increase of SB resistance and WTUN are expected to be the main reasons for the ION decrease as the magnitude of |VPG| decrease. The difference between n-and p-FET is attributed to the different carrier effective mass [34] . These issues can be moderated by adopting appropriate metals for source/drain to adjust SB height and for gate to have a symmetric VON [35] . Also, it has great advantage for the highly adaptable logic architectures with distinctive functionality as mentioned in chapter 1.
Conclusion
RUTFET is a promising candidate for the next-generation low-power logic device with functional extension of switching features. TCAD simulation results expected RUTFET showing more than 10 10 ION/IOFF with 41.8 mV/dec-SSAVG over five decades ID increase. Further performance improvement is possible by adopting narrow band gap material(s) for channel and optimizing metals used for gate, source and drain [35] . Since deep trench, metal gate and silicide processes are highly matured techniques, RUTFET can be realized without any aggressive process capabilities to enable beyond Moore's Law.
